



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/918,025	07/30/2001	Michael John Erickson	10017842-1	1028

7590 09/28/2004

HEWLETT-PACKARD COMPANY  
Intellectual Property Administration  
P.O. Box 272400  
Fort Collins, CO 80527-2400

EXAMINER

BUTLER, DENNIS

ART UNIT PAPER NUMBER

2115

DATE MAILED: 09/28/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/918,025

Applicant(s)

ERICKSON ET AL.

Examiner

Dennis M. Butler

Art Unit

2115

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 30 July 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3, 9, 10 and 15-17 is/are rejected.
- 7) ☒ Claim(s) 4-8, 11-14 and 18-20 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: \_\_\_\_\_.

Art Unit: 2115

1. This action is in response to the application filed on July 30, 2001. Claims 1-20 are pending.

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

4. Claims 1-3, 9-10 and 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kitao, U. S. Patent 6,694,452.

Per claims 1, 10, 16 and 17:

A) Kitao teaches the following claimed items:

1. coupling a plurality of reset sources (reset detectors 120) to a corresponding plurality of latches (data latches 112) with figure 1, at column 5, lines 19-37 and at column 6, lines 6-36;

2. setting one of the latches in response to a processor reset at column 6, lines 28-36;
3. writing a logic high to a first memory address data location designated by the one latch at column 2, lines 48-63, at column 3, line 64 – column 4, line 2, at column 4, lines 45-58 and at column 6, lines 28-59;
4. rebooting the processor with step S4 of figure 2, at column 3, lines 1-6 and at column 7, lines 20-22;
5. reading the first memory address data to determine which of the reset sources (reset detectors 120) generated the processor reset with figure 3 and at column 7, lines 35-65.

B) The claims seem to differ from Kitao in that Kitao fails to explicitly teach the first memory address data location being a first register bit of a read register as claimed.

C) However, Kitao describes writing and reading reset information to/from memory array 110 in EEPROM 102 of figure 1 as described above. Therefore, Kitao discloses the claimed invention except for explicitly reciting storing the reset information in a read register. However, registers are well known memory devices and it would have been obvious to one having ordinary skill in the art at the time the invention was made to substitute a read register for Kitao's memory array 110 in EEPROM 102 in order to store the reset information as a first register bit of a read register.

Per claims 2-3, 9 and 15:

Art Unit: 2115

Kitao describes that only the one write data latch corresponding to the reset detector that sent the reset signal is in an ON state while all other write data latches are in the OFF state at column 6, lines 28-36. In addition, Kitao describes that each write data latch has a corresponding address connecting it to a memory location in memory array 110 that records reset events based in the write data latch settings at column 6, lines 55-59. Therefore, Kitao requires that all the write data latches and corresponding memory locations be in the OFF state in order to detect and record subsequent reset events. Kitao describes that write data latches are set/reset circuits 135 with figure 1 and at column 6, lines 6-7.

5. Claims 4-8, 11-14 and 18-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dennis M. Butler whose telephone number is 703-305-9663. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.


Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for

Art Unit: 2115

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Dennis M. Butler

Primary Examiner

Art Unit 2115